

2-Mbit (128K x 16) Static RAM

Features

• Temperature Ranges

- Industrial: -40°C to 85°C

— Automotive-A: -40°C to 85°C

- Automotive-E: -40°C to 125°C

· High Speed: 55 ns

Wide voltage range: 2.7V–3.6V

Ultra-low active, standby power

• Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features

• TTL-compatible inputs and outputs

Automatic power-down when deselected

· CMOS for optimum speed/power


• Available in Pb-free 44-pin TSOP Type II package

Functional Description[1]

The CY62137VN is a high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in

portable applications such as cellular telephones. The device also has an automatic power-down feature that reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (CE HIGH) or when CE is LOW and both BLE and BHE are HIGH. The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (BHE, $\overline{\text{BLE}}$ HIGH), or during a write operation ($\overline{\text{CE}}$ LOW, and $\overline{\text{WE}}$ LOW). Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₆). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ through I/O $_{15}$) is written into the location specified on the address pins (A₀ through A₁₆).Read<u>ing</u> from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O_0 to I/O_7 . If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of read and write modes.

Logic Block Diagram



Note:


1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Product Portfolio

							Power Dis	sipation	
			V _{CC} Range (\	V)	Speed (ns)	Operat (m	ing, I _{CC} A)	Standb (µA	y, I _{SB2}
Product		Min.	Typ. ^[3]	Max.		Typ. ^[3]	Max.	Typ. ^[3]	Max.
CY62137VNLL	Industrial	2.7	3.0	3.6	55	7	20	1	15
CY62137VNLL					70	7	15	1	15
CY62137VNLL	Automotive-A				70	7	15	1	15
CY62137VNLL	Automotive-E				70	7	15	1	20

Pin Configurations



Pin Definitions

Pin Number	Туре	Description
1–5, 18–22, 24–27, 42–45	Input	A ₀ -A ₁₆ . Address Inputs
7–10, 13–16, 29–32, 35–38	Input/Output	I/O ₀ -I/O ₁₅ . Data lines. Used as input or output lines depending on operation
23	No Connect	NC. This pin is not connected to the die
17	Input/Control	WE. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted
6	Input/Control	CE. When LOW, selects the chip. When HIGH, deselects the chip
40, 39	Input/Control	Byte Write Select Inputs, active LOW. $\overline{\rm BHE}$ controls I/O ₁₅ -I/O ₈ , $\overline{\rm BLE}$ controls I/O ₇ -I/O ₀ .
41	Input/Control	OE . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins
12, 34	Ground	V _{SS} . Ground for the device
11, 33	Power Supply	V _{CC} . Power supply for the device

NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(TYP)}., T_A = 25°C.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied55°C to +125°C Supply Voltage to Ground Potential -0.5V to +4.6V

DC Voltage Applied to Outputs in High-Z State $^{[4]}$ –0.5V to $\rm V_{CC}$ + 0.5V DC Input Voltage^[4].....-0.5V to V_{CC} + 0.5V

Static Discharge Voltage.....> 2001V (per MIL-STD-883, Method 3015) Latch-up Current..... > 200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Industrial	-40°C to +85°C	2.7V to 3.6V
Automotive-A	-40°C to +85°C	
Automotive-E	-40°C to +125°C	

Electrical Characteristics Over the Operating Range

						-55			-70		
Parameter	Description	Test C	onditions		Min.	Typ. ^[3]	Max.	Min.	Typ. [3]	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = 2.7V, I_{OH} =$	$V_{CC} = 2.7V, I_{OH} = -1.0 \text{ mA}$		2.4			2.4			V
V_{OL}	Output LOW Voltage	$V_{CC} = 2.7V, I_{OL} =$	2.1 mA				0.4			0.4	V
V _{IH}	Input HIGH Voltage				2.2		V _{CC} + 0.5V	2.2		V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage				-0.5		0.8	-0.5		0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_CC$			–1		+1	– 1		+1	μА
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_CC$, Output Dis	abled	–1		+1	-1		+1	μА
I _{CC}	V _{CC} Operating		$V_{CC} = 3.6V$	Ind'I		7	20		7	15	mA
	Supply Current	f = f _{MAX} = 1/t _{RC} , CMOS Levels		Auto-A/ Auto-E					7	15	
		$I_{OUT} = 0 \text{ mA},$		Ind'l		1	2		1	2	mA
		f = 1 MHz, CMOS Levels		Auto-A/ Auto-E					1	2	
I _{SB1}	Automatic CE	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.3V,$	$V_{CC} = 3.6V$	Ind'l			100			100	μΑ
	Power-down Current—CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$, $f = f_{MAX}$		Auto-A/ Auto-E						100	
I _{SB2}	Automatic CE	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.3V$	$V_{CC} = 3.6V$	Ind'I/		1	15		1	15	μА
	Power-down Current—CMOS	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$,		Auto-A					1	15	
	Inputs	f = 0		Auto-E					1	20	

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

Thermal Resistance^[5]

Parameter	Description	Test Conditions	TSOPII	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)		60	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)	2-layer printed circuit board	22	°C/W


Notes:

^{4.} $V_{IL}(min.) = -2.0V$ for pulse durations less than 20 ns.

^{5.} Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

R_{TH}


OUTPUTo W V_T

Parameters	Value	Unit
R1	1105	Ohms
R2	1550	Ohms
R _{TH}	645	Ohms
V _{TH}	1.75	Volts

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[3]	Max.	Unit	
V_{DR}	V _{CC} for Data Retention			1.0			V
I _{CCDR}	Data Retention Current	$V_{CC} = 1.0V$, $\overline{CE} \ge V_{CC} - 0.3V$,	Ind'I/Auto-A		0.5	7.5	μΑ
		$V_{\text{IN}} \ge V_{\text{CC}} - 0.3 \text{V or } V_{\text{IN}} \le 0.3 \text{V};$ No input may exceed $V_{\text{CC}} + 0.3 \text{V}$	Auto-E			10	
t _{CDR} ^[5]	Chip Deselect to Data Retention Time			0			ns
t _R	Operation Recovery Time			t _{RC}			ns

Data Retention Waveform





Switching Characteristics Over the Operating Range [6]

		55	ns	70		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle						
t _{RC}	Read Cycle Time	55		70		ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	10		10		ns
t _{ACE}	CE LOW to Data Valid		55		70	ns
t _{DOE}	OE LOW to Data Valid		25		35	ns
t _{LZOE}	OE LOW to Low-Z ^[7]	5		5		ns
t _{HZOE}	OE HIGH to High-Z ^[7, 8]		25		25	ns
t _{LZCE}	CE LOW to Low-Z ^[7]	10		10		ns
t _{HZCE}	CE HIGH to High-Z ^[7, 8]		25		25	ns
t _{PU}	CE LOW to Power-up	0		0		ns
t _{PD}	CE HIGH to Power-down		55		70	ns
t _{DBE}	BHE / BLE LOW to Data Valid		55		70	ns
t _{LZBE} ⁽⁹⁾	BHE / BLE LOW to Low-Z	5		5		ns
t _{HZBE}	BHE / BLE HIGH to High-Z		25		25	ns
Write Cycle ^[10, 11]						
t _{WC}	Write Cycle Time	55		70		ns
t _{SCE}	CE LOW to Write End	45		60		ns
t _{AW}	Address Set-up to Write End	45		60		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	40		50		ns
t _{SD}	Data Set-up to Write End	25		30		ns
t_{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	WE LOW to High-Z ^[7, 8]		20		25	ns
t _{LZWE}	WE HIGH to Low-Z ^[7]	5		10		ns
t _{BW}	BHE / BLE LOW to End of Write	50		60		ns

^{6.} Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to V_{CC} typ., and output loading of the specified lo_L/I_{OH} and 30 pF load capacitance.

7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.

8. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.


9. If both byte enables are toggled together this value is 10 ns.

 ^{10.} The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 11. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Switching Waveforms

Read Cycle No. 1^[12, 13]



Read Cycle No. $\mathbf{2}^{[13, 14]}$



Notes:

- 12. <u>Device</u> is continuously selected. OE, CE = V_{IL}.


 13. WE is HIGH for read cycle.

 14. Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[10, 15, 16]



Write Cycle No. 2 (CE Controlled)[10, 15, 16]



15. Data I/O is high-impedance if $\overline{\text{OE}} = \text{V}_{|\underline{\text{H}}}$.


16. If $\overline{\text{CE}}$ goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

17. During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[11, 16]





Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[17]






Typical DC and AC Characteristics







Truth Table

CE	WE	OE	BHE	BLE	I/O ₈ -I/O ₁₅	I/O ₀ -I/O ₇	Mode	Power
Н	Х	Χ	Х	Χ	High-Z	High-Z	Deselect/Power-down	Standby (I _{SB})
Х	Х	Х	Н	Н	High-Z	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	L	L	Data Out	Data Out	Read	Active (I _{CC})
L	Н	L	Н	L	High-Z	Data Out	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out	High-Z	Read	Active (I _{CC})
L	Н	Н	Х	Χ	High-Z	High-Z	Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In	Data In	Write	Active (I _{CC})
L	L	Х	Н	L	High-Z	Data In	Write	Active (I _{CC})
L	L	Х	L	Н	Data In	High-Z	Write	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62137VNLL-55ZXI	51-85087	44-pin TSOP II (Pb-free)	Industrial
70	CY62137VNLL-70ZXI		44-pin TSOP II (Pb-free)	Industrial
	CY62137VNLL-70ZSXA		44-pin TSOP II (Pb-free)	Automotive-A
	CY62137VNLL-70ZSXE		44-pin TSOP II (Pb-free)	Automotive-E

Please contact your local Cypress sales representative for availability of these parts

Package Diagram



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

	Document Title: CY62137VN MoBL [®] 2-Mbit (128K x 16) Static RAM Document Number: 001-06497						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	426503	See ECN	NXR	New Data Sheet			
*A	*A 488954 See ECN NXR Added Automotive product Updated Ordering Information table						